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There i s  a growing need f o r  electronics which 
o.3erate over the 12S°C t o  300°C tapera turn  range i n  
such applications as well  logging, j e t  engine control 
and indust r ia l  process control. This paper presents 
the resul ts o -  an IC process characterization, c i r c u i t  
design and r e  i j h i l i t y  studies whose objective i s  the 
developent at a quad op anp intended f o r  use up t o  
300°C t o  servz those r e q u i m t s .  
PROCESS CHARACTER! ZAT ION 
- 
4 d ie lec t r i ca l l y  i so l r ted  complementary ver t i ca l  
b i m l a r  process was chosen t o  fabricate the op amp. 
Di eliminates iso la t ion  leakage and the poss ib i l i t y  of 
latch up, two o f  the aajor  h i ~ h  teaperature sources of 
c i r c u i t  f a i l u r e  which are present i n  junction isolated 
process~s. The complementary ver t i ca l  PNP of fe rs  
s u x r i o r  AC and DC characterist ics ca~psred t o  a 
l a i - ra l  PNP allowing simpler s tab i l i za t ion  methods. 
Ths junctions are re la t i ve l y  deep (> 3u) t o  minimize 
s r a c i t i v i t y  t o  interconnect p i t t ing .  Device cross 
sec:ions are shown i n  Figure 1. 
Figure 1. &vice Cross Sections 
Characterization o f  the NPN and PNP show them 
to  be q l  t e  suitable for. use up t o  300°C, however 
certa:n parameters change dras t ica l ly  over the 
ter:l!:erature range and require special consideration 
i n  a high temperature design. Leakage currents in -  
crease t o  micro amps as shown i n  Figure 2. An 
important point i l l us t ra ted  'n t~ 2 f igure i s  the fac t  
I that ICES i s  several Limes la.  j e r  than IcBO. 
Siqnif icant, but not shown on the figure, i s  the fac t  
that the leakage curcents f o r  matched devices on the 
same chip typ ica l ly  match t o  10%. These character- 
i s t i c s  are exploited i n  the c i r c u i t  design. 
? The e f fec t  of leakage current on NPN c o m n  
m i t t e r  characterist ics can be seen i n  the 300°C 
4 
photc o f  Figure 3. The base current has been o f fse t  
by 4.5 ua to  compensate f o r  ICBO bringing the f i r s t  
trace t o  the or ig in.  This i l l us t ra tes  the base 
current reversal which occurs before 300CC. One can 
air:, observe the monotonic increase i n  hfe w i th  
temperature i n  the photos. 
V&E decreases w i th  the well known -2mVI0C slope 
t o  about lOOmv as shown i n  Figure 4. 
Figure 2. Leakage Current vs. Temperature 
RELIABILITY 
Re l i ab i l i t y  i s  a par t icu lar ly  important con- 
sideration i n  high temperature c i r c u i t  design because 
most f a i l u r e  mechanisms have exponential temperature 
dependence. Perhaps the greatest concern i s  that  o f  
interconnect r e l i a b i l i t y .  Calculations using Black's 
expression1 f o r  electromigration i n  A1 interconnect 
predict  MTF o f  greater than 4 years for the maximum 
current density t o  be used i n  the dp amp. This f a r  
exceeds the goal o f  100 hours operating l i f e .  325°C 
l i f e  tests have been conducted on A1 interconnect t es t  
structures a t  J = 3.3 x 104 AIcm2, on small geometry 
t ransistors a t  1 ma and VC? = 30V and on minimum area 
contacts t o  P t  and N t  s i l i c o n  a t  4 ma -11 fabricated 
w i th  the proposed process f o r  more than 500 hours each. 
No fa i lu res  have been observed. 
Another potent ia l  source o f  f a i  1 ure, paras i t i c  
MOS formation, i s  eliminated by iso la t ion  o f  each 
device i n  i t s  own d i e l e c t r i c a l l y  isolated island. 
This e l ie inates the iso la t ion  d i f fus ion  which can act  
as drain f o r  a paras i t i c  PMOS i n  J I  c i rcu i ts .  
- 
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Figure 3. NPN C m n  Emit ter  
Character is t ics  a t  
Three Temperatures 
Figure 4. Temperature Ziendence o f  VBE 
SPECIF1CAT;'lNS 
An i n i t i a l  se t  o f  ta rge t  spec i f i ca t ions  was 
a r r i ved  at. T h y  were based on pre l iminary h igh 
tenperature device measurements and ext rapolat  ions 
from ava i lab le  data. The ta rge t  speci f icat ions a r e  
given i n  Table 1. 
CIRCUIT DESIGN 
Conceptually, c e r t a i n  things had t o  be done 
d i f f e r e n t l y  from a s i m i l a r  design f o r  the comnercial 
o r  m i l i t a r y  temperature ranges. Leakage currents  pu t  
p r a c t i c a l  1 im i ta t ions  on m.i nimum operat ing b ias  cu r ren t  
levels. Diode connected t rans is to rs  a re  unworkable 
because of low fo -~3rd  biased junc t ion  voltages. Base 
current  reverse5 Frtcause o f  increasing c o l l e c t o r  t o  
base leakages and increasing beta. This l a s t  con- 
s idet : t i on  means t h a t  the bac- voltage node f o r  s t r i n g s  
of cu r ren t  sources must have cur ren t  s i sk ing  as w e l l  as 
sourcing c a p a b i l i t y  a t  h igh temperatares. Di f fused 
r e s i s t o r s  are almost twice t h e i r  room temperature 
values a t  300°C. While t h i s  must be borne i n  mind. 
t h i s  h igh p o s f t i v e  temperature coe f f i c ien t  can be used 
t o  o f f s e t  changes i n  the forward biased junc t ion  
voltages . 
The primary b ias  c i r c u i t c o n s i s t s  of a bur ied zener, 
22, i n  Figure 5, biased bv a p a i r  o f  12- res is to rs .  
R1, and R16, going t o  the p o s i t i v e  and negative power 
supplies. which develops a current  through the 9K /L 
res is to r .  R11, and diode',. D5 and D6. through the  four  
Q l l ' s  and the four  Q20's (whose bases and emi t ters  are 
para1 l e l  bu t  whose c o l l e c t o r s  go t o  separate 
ampl i f iers) .  A hur ied zener was chosen because i t i s  
qu ie te r  than a surface zener. The temperature co- 
e f f i c i e n t s  of the  zener. the t r a n s i s t o r  base-emitters. 
and the diodes approximately cancel the temperature 
coe f f i c iea t  rf the res is to r ,  R11, keeping the current 
del i v e r ~ d  t o  the pos i t i ve  and negative current  source 
base nodes approximately constant over the temperature 
range. 
The inpu t  stage o f  the a m p l i f i e r  consis ts  o f  the 
d i f f e r e n t i a l  PNP pai r ,  Q2l and 922, along w i t h  416, 417 
and R13 (which make up a leakage current  compensation 
network) and the current  source cons is t ing  o f  95 and 
R4. ;NP devices were chosen f o r  the inpu t  p a i r  because 
t h e i r  c o l l e c t o r  t o  base leakage f s  s i g n i f i c a n t l y  lower 
than t h a t  o f  the NPN devices. R13 provides most o f  the 
c o l l e c t o r  base voltage f o r  416 and 917 whose ICBO's 
cancel those o f  Q2l and 422 t o  w i t h i n  the 1 i m i t s  o f  
t h e i r  match. The co l lec to rs  n f  421 and 922 go t o  the 
fo l lowing stage which consists of 426 and 427. 
NP!; t rans is to rs  926 and Q27 a l o t ~ g  w i t h  R18 and R19 
cons t i tu te  grounded base stages. They t rans la te  the 
signal toward the p o s i t i v e  side o f  the c i r c u i t .  The 
stago consis t ing o f  427 and R19 shie lds the inpu t  
device, 422, from the la rge  voltage excursions o f  the 
h iah impedance node t o  which i t s  c o l l e c t o r  i s  comnon. 
The c o l l e c t o r  o f  426 dr ives the current  mi:.rnr stage. 
The current  m i r r o r  consists o f  Qi, 43, ?7, 98, 
Q12. Q13, Dl. 32, 03. D4, Z1 and R3. The primary par t  
o f  the m i r ro r  consists o f  Q:, 98 and 913. 412 i s  added 
t o  make the co l lec to r  t o  hase vo l tage o f  97 equal t o  
tha t  o f  Q8. This .ernoves a small o f fset  problem due t o  
hrb ef fects  bu t  (more important ly i n  t h i s  case) 
TARLE 1 
TARGET SPECIFICATIONS AND BREASBOARD RESULTS 
Parameter Temperature L i m i t  86 Uni ts  
Of fset  Voltage 25°C 3.0 ( 0.2 mV 
300°C 6.0< -5.3 mV 
Pvq. 3 f f s e t  25°C t o  300°2 10 < 20 uV/"C 
Vol taqe D r i f t  
I n p ~ t  Bias 300°C 5 < 2.1 uA 
Current 
I n , ~ u i  J f f s e t  300°C 1.3< 3.4 uA 
Curr-?lit 
Cuin,lon Mode 25"Cto30OUC ) -+ lo  t13.9 V 
Input Range 
D i f f e r e n t i c l  25°C t o  300°C 7 < V 
Input Signal 
Co~~r.~on Mode 300°C > 60 71.7 GB 
Reject ion Ratio 
V-lteae Gain 300°C >73 71.9 dB 
Channel 300°C 7 80 dB 
Separation 
Gain ;.arll;uidth 300°C > 3 MHz 
Out,lut Voltage 25°C t o  300°C >'I0 13.7 V 
Sw21g 
Slew Rai- 300°C > t 2  V/usec 
Output Current 3OO0C 5 < mA 
Power Supply 300% 7 6 0  71.7 dB 
Reject ion Ratio 
Noise 25°C 8 < n v / f l z  
equalizes the  c o l l e c t o r  base leakages o f  97 and Q8. 
Ord inar i ly ,  Q8 and 412 would be connected as trans- 
diodes but, because the forward biased junct ion 
voltages are so low a t  h igh  tfmperatures, 02 and D3 are 
used t o  t i e  the base t o  the c o l l e c t o r  o f  Q8 and Z1 i s  
used t o  t i e  the base t o  the c o l l e c t o r  o f  912. At  low 
temperatures 02 a l d  03 are forward biased by the base 
d r i v e  requirements o f  Q7 and QS as 21 i s  reverse btased 
by the base d r i v e  requirements o f  Q12 and Q13. At h igh 
temperatures 92 and 93 supply ICES t o  folnard b ias 02 
and 33 and reverse b ias 21 as we l l  as supply the re-  
versed base current  o f  Q7 and 98 and o f  Q12 and Q13. 
Dl and 04 provide voltage drop equal t o  02 and 03 t o  
make the voltage across 42 ~nore near ly  the same as t h a t  
across 93. R3 provides most o f  the voltage f o r  93 
(and, therefore, 92). The c o l l e c t o r  o f  413 i s  comnon 
w i t h  the h igh impedance node. 
The next  stage consis ts  of a complementary p a i r  o f  
emi t ter  fol lowers, 015 and Ql8, bizsed by current  
sources cons is t ing  o f  Q6 and R5 a7d of 928 and R20 
respect ively. There i s  a lso  a ieakage current com- 
pensation network associated w i t h  each fo l lower  con- 
s i s t i n g  o f  99 and R7 f o r  C15 and QP4 and R14 f o r  Q18. 
The bases o f  415 dnd Q18 are comnon t o  the h igh 
impedaqce node. Dif ference i n  ICBO between 015 and 018 
a t  h igh temperature would be re f lec ted  t o  the amp l i f i e r  
i npu t  as an of fset .  
No special  design considerat ions because of h igh 
temperature were necessary i n  the o :~ tpu t  stage design 
which consis ts  o f  914 and Q19 dr iven by Q15 and Q18 
respect ively. 
The p o s i t i v e  and negative current  source base 
nodes remain t o  be discussed. The p o s i t i v e  node i s  set 
up by C)4 and R2. Emitter fo l l ower  Q10 supplies the 
base d r i v e  requirements o f  95, 95 and Q6 u n t i l  the 
base currents  reverse a t  h igh temperature. Then they 
are suppl ied by Cjl's ICES whose excess i s  then suppl ied 
by the emi t te r  fol lower. This excess f low ing  through 
R6 and 410 provides some c o l l e c t o r  t o  base voltage f o r  
44. ICES seems t o  be a n~ininiun o f  three times ICBO a t  
300°C so Q1 i s  made a double sized device because t h e e  
sources of ICBO (cne o f  them. 95, i s  double sized) heve 
t o  be suppl ied by i t  along w i t h  excess f o r  the e m i t t e r  
fol lower. The same considerat ions apply t o  the 
negative node which i s  set up by 425 and R17. ',23 
serves as the emi t te r  fol lower. 429 the s o u r c ~  o f  ICES 
and Q25, 926, C27 and 428 receive t h e i r  base d r j v e  from 
the node. 
BREADBOARD 
I n  order t o  t e s t  the v a l i d i t y  o f  the design i t  was 
breadboarded using f o s r  subc i rcu i t  chips made from an 
e x i s t i n g  c i r c u i t  by custom interconnect patterns. A 
schewatir o f  the breadboard i s  shown i n  Figure 6. The 
package p ins a re  designated as follows. The f i r s t  
number designates the type of package then there i s  a 
dash and the second number designates the p i n  on t h a t  
package type. Package type 1 contained the primary 
bias c i r c u i t r y .  Package type 2 contained the negative 
bias c i r c u i t r y .  Package type 3 contained the inpu t  
stage and p o s i t i v e  b ias  c i r c u i t r y .  Package type 4 
contained the c u r r  -t m i r r o r  and output. c i r c u i t r y .  
Several breadboards made up o f  packdged sub- 
c i r c u i t s  were socket mounted ins ide  an oven door, 
ex te rna l l y  connected as i n  Figure 6 and tested over 
temperature. Results are shown i n  Table 1. 
F i c r r e  5. C i r c u i t  Schematic 
Fiaure 6. Breadboard Schematic 
COMPUTER S IHULATIONS 
The computer simulat ions were done u j i n g  a Har r i s  
version o f  SPICE c a l l e d  SLICE. Problems a,-ose w i t h  
the modeis a t  300°C. 
Saturat ion current  f o r  the reverse biased diode 
i s  modeled as having a 1 inear voltage dependence 
matching the t r u e  value a t  VF = 0 t o  solve an under- 
f low pmblem i n  the computer. At 300°C IS i s  so h igh 
tha t  t h i s  approximation has the e f f e c t  o f  p lac ing a 
shunt r e s i s t o r  o f  less than IOKA across each reverse 
biased junct ion.  The problem was circumvented by 
1 -.ing a smaller v ~ l u e  f o r  sa tu ra t ion  current  which 
resu l t s  i n  the model g i v i n g  higher VBE than t r u e  value 
but  otherwise accurate ly  representing the devirc. 
Leakage current  was modeled by p lac ing a current  source 
shunted by a resis:or (is simulate voltage dependence) 
across each reverse biased junct ion.  
p red ic t  3.5 Fgiz j a i n  bandwidth. 2.6V/us slew r a t e  a t  
300°C. Sirnulilted noise a t  25OC I s  8.7 n v / m .  
A d i e l e c t r i c a l l y  tsolated complementary v e r t i c a l  
b ipo la r  process has been character ized f o r  use a t  300°C 
and been shown t o  be usefu l  and r e l i a b l e  f o r  l i n e a r  
design a t  tha t  temperature. C i r c u i t  design methods f o r  
a 3905C op amp have been developed and demonstrated on 
I C  tes t  chips snd an e n t i r e  op amp design has been 
proposld . 
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